



# Liquid-Phase Deposition of Freestanding Copper Foils and Supported Copper Thin Films and Their Structuring into Conducting Line Patterns\*\*

Niklaus Kränzlin, Stefan Ellenbroek, Desirée Durán-Martín, and Markus Niederberger\*

Copper plays a fundamental role in electronics. The low bulk electrical resistivity, high thermal conductivity, good machining and joining properties, and high availability lead to the situation that more than 60 % of all copper is processed in the electrical industry. Inventions such as the telegraph, telephone, and radio around 1900 laid the foundation for the origin of the printed circuit board (PCB) with copper as trace material.<sup>[1]</sup> In the 1960s, the PCB itself inspired the creation of the integrated circuit (IC), and it was in the 1990s when the breakthrough of copper as interconnecting material hit the microelectronic research and development community.<sup>[1,2]</sup> The preferential usage of copper as trace and interconnecting material in microelectronics is primarily based on its high bulk electrical conductivity and higher resistance against electromigration compared to the alternative material aluminum.<sup>[2–8]</sup>

The rapidly advancing reduction of the feature size of electronic devices makes it necessary to scale down the conducting copper traces and copper lines. Latest achievements even describe the preparation of conducting nanocables as connectors in nanodevices.<sup>[9]</sup> But depending on the degree of line width or foil thickness confinement, electron scattering effects lead to an unwanted increase in the electrical resistivity.<sup>[10–12]</sup> Major contributions to the hindrance of the electron flow arise from inelastic grain boundary, surface/interface and surface roughness scattering of electrons. Additionally, electromigration becomes a reliability issue.<sup>[1]</sup> Fast atomic diffusion pathways, such as surfaces/interfaces or grain boundaries, facilitate the movement of copper ions driven by the momentum transfer from the electrons leading to void/hillock formation and track thinning, ending in open-circuit failure.<sup>[13,14]</sup> Because the electrical resistivity is proportional to the grain boundary area per unit volume and high diffusivity grain boundaries (especially grain

boundary triple points) favor electromigration phenomena, a bamboo-like microstructure would ideally counteract the problem of increasing resistivity and device failure owing to electromigration. However, control over the microstructure is difficult to achieve with the current technology. As it is today, the manufacturing technology applied in combination with the geometric size predefines the microstructure of the resulting copper interconnect/trace or copper foil to a great degree.

The conventional deposition processes can roughly be categorized into physical vapor deposition (PVD), chemical vapor deposition (CVD), electroplating (EP), and electroless deposition techniques.<sup>[6,15–19]</sup> In the damascene process for modern ICs, the copper interconnects are prepared by depositing a copper thin film on a patterned surface. Besides its structural stability, the most important requirement is a void free and conformal deposition of the copper thin film,<sup>[19–23]</sup> which is achieved by electroplating the interconnecting copper on top of a seed layer. The copper seed layer, deposited by CVD, PVD, or electroless techniques, is essential for the nucleation and growth of the electroplated copper. A full coverage of the underlying barrier layer by the seed layer is necessary to prevent any void formation in the acidic plating bath. Most of the techniques used in the damascene process are however no longer suitable to meet the needs of future ICs.<sup>[1]</sup> For example, although PVD in general is a versatile technique to deposit uniform and isotropic thin films over steps edges and lines, it fails in filling high aspect ratio (depth/width) features owing to low sidewall coverage.<sup>[24]</sup> CVD processes suffer from other problems, such as expensive precursors and/or slow deposition speed, which prevent the formation of thicker films. In comparison to these two techniques, electroplating does not require cost intensive high vacuum chambers. Electroplated copper traces or thin films suffer however from recrystallization phenomena at room temperature, which drastically change their microstructure and reliability.<sup>[25,26]</sup> To control the electroplating process different additives are included in the bath, which in the end increase the electrical resistivity owing to the presence of impurity atoms and second-phase particles.<sup>[27,28]</sup> Accordingly, electroless plating seems to be an interesting alternative for the deposition of copper thin films. However, subtle control over the deposition process is challenging, and the grain size of electroless plated copper films is typically too small, offering many scattering sites for electrons and diffusion pathways for electromigrating copper ions.

The present work outlines a novel and profoundly simple electroless, non-aqueous deposition technique that is appli-

[\*] N. Kränzlin, S. Ellenbroek, Dr. D. Durán-Martín, Prof. M. Niederberger  
Laboratory for Multifunctional Materials, Department of Materials, ETH Zürich, Wolfgang-Pauli-Strasse 10, 8093 Zürich (Switzerland)  
E-mail: markus.niederberger@mat.ethz.ch

Dr. D. Durán-Martín  
Instituto de Catálisis y Petroleoquímica, CSIC. C/Marie-Curie, 2  
Campus de Cantoblanco, 28049 Madrid (Spain)

[\*\*] Financial support by ETH Zürich is gratefully acknowledged. We thank S. Köppl for AFM measurements. D.D.M. thanks the Spanish Ministry of Education for a predoctoral fellowship and the Spanish National Research Council for financial support.

Supporting information for this article is available on the WWW under <http://dx.doi.org/10.1002/anie.201200428>.


cable to the preparation of freestanding submicrometer-thin copper foils as well as to copper-supported thin films, for example on flexible substrates such as Kapton. Both configurations are highly relevant from a technological point of view. The use of copper foils with minimized thickness is required to reduce the amount of undercutting during etching of fine-line designs on high-density printed circuits, whereas the copper plated Kapton allows the preparation of mechanically and thermally stable flexible circuits.

Compared to PVD and CVD deposition techniques, the described process does not need a vacuum chamber or expensive precursor materials. In contrast to electroplating processes, no conducting surface to nucleate the film is needed and the resulting copper structure does not suffer from room-temperature recrystallization phenomena. Furthermore, no impurity atoms and secondary phase particles (catalysts) are present in the bath, which would influence the conduction behavior of the resulting copper thin film. Although the characteristics of the freestanding foils are promising for the laminate manufacturing of high-density printed circuits, herein we decided to outline the high potential of the deposition technique for application in flexible electronics. The Kapton-deposited film was structured forming a conduction line pattern on top of the flexible substrate. In all of the conducted experiments, anhydrous benzyl alcohol (BnOH) serves as solvent and copper(II) acetylacetonate ( $\text{Cu}(\text{acac})_2$ ) as precursor. The as-synthesized copper foils and films exhibit low electrical resistivity, a smooth surface, and dense microstructure without any kind of postsynthetic heat treatment, making them perfect candidates for high-density or flexible printed circuit applications.


The experimental details for the preparation of the freestanding copper foil and for the copper plated Kapton foil including the structuring into the conducting line patterns are given in the Supporting Information.

**Freestanding copper foil:**  $\text{Cu}(\text{acac})_2$  only dissolves moderately in BnOH at room temperature. Nevertheless, 5 min after heating the reaction solution in a glass vial in a preheated oil bath, the solution turns dark blue to black (Figure 1A, 5 min). After 24 h, the deposition of  $\text{Cu}_2\text{O}$  at the wall of the vessel leads to the appearance of a reddish to brownish color (Figure 1A, 24 h). Continued heating at  $140^\circ\text{C}$  results in the slow reduction of copper oxide to metallic copper and finally in the deposition of a shiny copper mirror on the glass wall (Figure 1A, 50 h). Between 50 and 60 h of reaction, delamination of the copper foil from the glass wall occurs (Figure 1A, 60 h), producing a freestanding foil floating in the reaction solution. After thoroughly washing with absolute ethanol, pieces of foils in the size range of a few centimeters (Figure 2A) are obtained. All of the characterization was performed on the as-synthesized copper foil without any further heat treatment.

The X-ray diffraction (XRD) patterns of the compounds extracted after different reaction times (Figure 1B) give a clear indication about the chemical reaction pathway. The pattern after 24 h matches that of  $\text{Cu}_2\text{O}$ . Between 40 and 50 h, the composition is a mixture between  $\text{Cu}_2\text{O}$  and metallic Cu. After 60 h, the XRD pattern corresponds to pure metallic



**Figure 1.** A) Pictures of the glass vials after different reaction times. B) XRD patterns of the compounds obtained after different reaction times: ●  $\text{Cu}_2\text{O}$ , ■  $\text{Cu}_2\text{O}$ , ICDD No. 00-005-0667, ○ Cu, □ Cu, ICDD No. 01-071-4610.




**Figure 2.** A) The freestanding copper foil. B) SEM micrograph of the copper foil surface showing a dense microstructure with a broad grain size distribution. C) AFM surface profile lines measured across the copper foil surface.

copper. The same is true for the XRD pattern of the foil, which perfectly fits the reference data of metallic copper (ICDD No. 01-071-4610).

As the shiny appearance of the foil already indicates (Figure 2A), a root-mean-square (RMS) value of  $15.03 \pm 2.19$  nm obtained from atomic force microscopy (AFM) measurements confirms the low surface roughness of the

copper foil (Figure 2C). Scanning electron microscopy (SEM) investigations of a piece of a copper foil reveal a dense microstructure with a broad grain size distribution (Figure 2B). The grains form a surprisingly strong interconnection, considering the low synthesis temperature of only 140 °C. This observation is confirmed macroscopically, because the foil is stable enough to be handled with tweezers without falling apart. The dense microstructure, high purity, and crystallinity of the copper foil have a positive effect on the electrical properties. Without any additional heat treatment, the as-synthesized foil with a thickness of  $500 \pm 50$  nm shows a low electrical resistivity of  $2.2 \pm 0.2 \mu\Omega\text{cm}$ , which is comparable to bulk Cu ( $1.68 \mu\Omega\text{cm}$ ).

**Conduction line pattern on Kapton foil:** The preparation of the conduction line pattern on the Kapton foil involves five steps as schematically shown in the Supporting Information, Figure S1. The experimental results are displayed in Figure 3. Starting from a Kapton foil as substrate (Figure 3, step 1), immersion in the initial reaction solution followed by heating



**Figure 3.** Pictures of the different substrates during the five-step processing of the copper line pattern from a copper-plated Kapton foil: 1) Uncoated Kapton substrate; 2) substrate after deposition of copper; 3) substrate after deposition of the laser-printed toner pattern onto the copper surface; 4) substrate after etching off the unprotected copper; 5) substrate after removal of the toner by washing with acetone, leaving behind the copper line pattern.

at 140 °C leads to the deposition of a copper layer on the Kapton foil (Figure 3, step 2). SEM micrographs taken from the metal surface (Supporting Information, Figure S2) indicate that the metal film is homogenous, dense, and shows a microstructure that is comparable to that of the freestanding copper foil. The grains exhibit remarkably large dimensions (around 400 nm) compared to those of conventionally electroless deposited copper (around 50 nm).<sup>[29–31]</sup> This feature is a major advantage with respect to the electrical properties, especially considering that these large grain sizes are obtained without postsynthetic annealing. In the next step, the copper thin film is decorated with a polymeric toner pattern (Figure 3, step 3). Similar to the production of printed circuit boards, the exposed metal (the toner serves as resistant) is etched off in an iron chloride solution, resulting in the toner-coated copper line pattern (Figure 3, step 4). To finalize the flexible copper pattern, the remaining toner is removed by dissolving in acetone (Figure 3, step 5). To establish whether the copper line pattern did not suffer from this procedure, conductivity was measured by a multi-meter. The connecting copper line shows a total length of 21 cm. Over a distance of 0.5 cm, a resistance of  $0.2 \Omega$  was

measured, and over 21 cm the measurement revealed a value of  $8.9 \Omega$ . Assuming that the connecting line shows the same geometry over the whole distance, the increase in resistance can mainly be attributed to the increasing distance between the electrodes. Furthermore, we found that the mechanical stability of the flexible line pattern is very high. The relative deviation of the electrical resistance from the mean value calculated after 500 folding cycles was determined to be only 0.34 % (Supporting Information, Figure S3).

In summary, an electroless, liquid-phase deposition technique has been presented for the fabrication of two types of copper: freestanding thin copper foils and copper-plated Kapton. Copper films with high purity, dense microstructure, large grains, and consequently excellent electrical conductivity are formed, and the process is able to overcome the major limitations of present electroless deposition techniques. Furthermore, the low synthesis temperature makes it a cost-effective alternative to high-vacuum approaches for the production of high-end devices, such as thin and flexible capacitors, transparent conductive coatings, electrode material for battery applications, or flexible electronics, as exemplified herein by the conduction-line patterns obtained from copper-plated Kapton.

Received: January 16, 2012  
Published online: April 5, 2012

**Keywords:** conducting materials · copper · electroless deposition · metal foils · thin films

- [1] T. Gupta, *Copper Interconnect Technology*, Vol. 1, Springer, New York, 2009.
- [2] C. A. Harper, *Electronic Materials and Processes Handbook*, Vol. 3, McGraw-Hill, New York, 2004.
- [3] C. L. Gan, C. V. Thompson, K. L. Pey, W. K. Choi, *J. Appl. Phys.* **2003**, 94, 1222–1228.
- [4] S. P. Hau-Riege, C. V. Thompson, *J. Appl. Phys.* **2000**, 88, 2382–2385.
- [5] R. H. Havemann, J. A. Hutchby, *Proc. IEEE* **2001**, 89, 586–601.
- [6] J. Huo, R. Solanki, J. McAndrew, *J. Mater. Res.* **2002**, 17, 2394–2398.
- [7] A. Satta, D. Shamiryan, M. R. Baklanov, C. M. Whelan, Q. T. Le, G. P. Beyer, A. Vantomme, K. Maex, *J. Electrochem. Soc.* **2003**, 150, G300–G306.
- [8] P. J. Soininen, K. E. Elers, V. Saanila, S. Kaipio, T. Sajavaara, S. Haukka, *J. Electrochem. Soc.* **2005**, 152, G122–G125.
- [9] W. Xu, Y. Zhang, Z. Guo, X. Chen, J. Liu, X. Huang, S.-H. Yu, *Small* **2012**, 8, 53–58.
- [10] J. Y. Cho, K. Mirpuri, D. N. Lee, J. K. An, J. A. Szpunar, *J. Electron. Mater.* **2005**, 34, 53–61.
- [11] J. A. Davis, R. Venkatesan, A. Kaloyeros, M. Beylansky, S. J. Souri, K. Banerjee, K. C. Saraswat, A. Rahman, R. Reif, J. D. Meindl, *Proc. IEEE* **2001**, 89, 305–324.
- [12] V. Sukharev, E. Zschech, W. D. Nix, *J. Appl. Phys.* **2007**, 102, 053505.
- [13] A. Gladikh, M. Karpovskii, A. Palevskii, Y. S. Kaganovskii, *J. Phys. D* **1998**, 31, 1626–1629.
- [14] A. W. Hunt, S. P. Riege, J. A. Prybyla, *Appl. Phys. Lett.* **1997**, 70, 2541–2543.
- [15] M. D. Allendorf, F. Maury, F. Teyssandier, *Chemical Vapor Deposition*, Vol. 14, The Electrochemical Society, Pennington, 2003.

- [16] A. J. Bard, L. R. Faulkner, *Electrochemical Methods*, 2 ed., Wiley, New York, **2001**.
- [17] J. Duffy, L. Pearson, M. Paunovic, *J. Electrochem. Soc.* **1983**, *130*, 876–880.
- [18] D. M. Mattox, *Handbook of Physical Vapor Deposition*, Andrew/Noyes, Park Ridge, **1998**.
- [19] T. P. Moffat, J. E. Bonevich, W. H. Huber, A. Stanishevsky, D. R. Kelly, G. R. Stafford, D. Josell, *J. Electrochem. Soc.* **2000**, *147*, 4524–4535.
- [20] J. W. Christian, *The Theory of Transformation in Metals and Alloys*, Pergamon, London, **1965**.
- [21] L. B. Freund, S. Suresh, *Thin Film Materials*, Cambridge University Press, London, **2003**.
- [22] K. Maex, M. R. Baklanov, D. Shamiryan, F. Iacopi, S. H. Brongersma, Z. S. Yanovitskaya, *J. Appl. Phys.* **2003**, *93*, 8793–8841.
- [23] C. V. Thompson, *Annu. Rev. Mater. Sci.* **2000**, *30*, 159–190.
- [24] S. M. Rossmagel, *Thin Solid Films* **1995**, *263*, 1–12.
- [25] H. Lee, S. D. Lopatin, *Thin Solid Films* **2005**, *492*, 279–284.
- [26] K. Ueno, T. Ritzdorf, S. Grace, *J. Appl. Phys.* **1999**, *86*, 4930–4935.
- [27] J. M. E. Harper, C. Cabral, P. C. Andricacos, L. Gignac, I. C. Noyan, K. P. Rodbell, C. K. Hu, *J. Appl. Phys.* **1999**, *86*, 2516–2525.
- [28] C. Link, M. E. Gross, *J. Appl. Phys.* **1998**, *84*, 5547–5553.
- [29] S. P. Chong, Y. C. Ee, Z. Chen, S. B. Law, *Surf. Coat. Technol.* **2005**, *198*, 287–290.
- [30] Y. C. Ee, Z. Chen, S. Xu, L. Chan, K. H. See, S. B. Law, *J. Vac. Sci. Technol. A* **2004**, *22*, 1852–1856.
- [31] M. Teen-Hang, C. Wen Ray, H. Chien-Jung, C. Chih-Jen, *Jpn. J. Appl. Phys. Part 1* **2004**, *43*.